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Abstract 
Core-based system-on-chips (SoCs) fabricated on three-dimensional (3D) technol-
ogy are emerging for better integration capabilities. Among all available manufac-
tures techniques, 3D SoCs manufactured with die-to-wafer and die-to-die bonding 
techniques provides higher yield due to its capability of pre-bond test. Effective 
test architecture design and optimization techniques are essential to minimize the 
manufacturing cost for such giga-scale integrated circuits. In addition, the pre-
bond test-pin-count constraint during optimization should be carefully considered 
since these pins occupy large silicon area that cannot be used in functional mode. 
To address above issues, in this thesis, we first propose novel test access mech-
anisms solutions for 3D SoCs by our simulated annealing-based technique, consid-
ering both testing time and routing cost. In addition, the proposed test-architecture 
design takes the SoC layout and pre-bond-test-pin into consideration and facili-
tates the sharing of test wires between pre-bond tests and post-bond test, which 
significantly reduces the routing cost for a test-access mechanism in 3D technol-
ogy without violating the test-pin constraint. Afterwards, a thermal-aware test 
scheduling algorithm is proposed to eliminate the hotspots during test. Experimen-
tal results for the ITC'02 SoC benchmarks circuits demonstrate the effectiveness 
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This chapter is organized as follows. For better understanding the content of this 
dissertation, we first present background knowledge about 3D ICs and 3D SoCs in 
Section 1.1. The concept of test architecture design and optimization of System-
on-chip is then introduced in Section 1.2, wherein some of the descriptions are 
excerpted from [81]. Finally, the motivation of this thesis work and the thesis 
organization are described in Section 1.3. 
1.1 Three Dimensional Integrated Circuit 
1.1.1 3D ICs 
There are unlimited demands for electronic products to provide more functionali-
ties and higher performance with less power consumption in each new generation. 
With the ever increasing complexity for state-of-the-art SoC designs, however, in-
terconnects have become the bottleneck for the performance and power dissipation 
of such giga-scale integrated circuits (ICs). Three-dimensional (3D) technology 
that provide abundant interconnect resources has been proposed as a promising 
solution to resolve this problem [64]. 
1 
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Figure 1.1: An Example 3D Circuit. 
The benefits provided by 3D integration are manifold. First of all, by stack-
ing planar circuit layers at micrometer distances and using through-silicon vias 
(TSVs) to interconnect them (as shown in Fig. 1.1), wire lengths can be dramati-
cally reduced, thus leading to improved perfomance and less communication en-
ergy [65,18]. Secondly, the reduced parasitics for interconnects in 3D ICs simplify 
the circuit design for high-performance applications [22]. Therefore, although 
there are still critical issues such as heat dissipation to be resolved in 3D integra-
tion, it is generally regarded that 3D ICs will occupy a big market share in the 
future [82]. 
As system-on-a-chip (SoC) designs become increasingly complex, intercon-
nects have emerged as the performance and power limiter for giga-scale integrated 
circuits (ICs). Three-dimensional (3D)technology has become a promising so-
lution to address the interconnect problem in SoC [65]. 3D technology also fa-
cilitates the integration of disparate technologies such as microelectromechanical 
systems (MEMS), various kinds of sensors and other heterogenous elements de-
manded by applications, as they can be fabricated on different silicon layers sep-
arately before integration, thereby offering a genuine single-chip system solution. 
Because of the above benefits, industry experts predict that 3D ICs will occupy 
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Figure 1.2: Bonding Manners, 
a big market share for future semiconductor products [82], despite the still unre-
solved testing and thermal-management challenges. 
1.1.2 Manufacture 
3D ICs can be built in several manners: wafer-to-wafer (W2W) bonding [80], die-
to-wafer (D2W) bonding (for 3D ICs built on two semiconductor wafers) [66], or 
die-to-die (D2D) bonding [75]. The main advantage ofW2W bonding (see Fig. 1.2 
(a)) is the simplicity ofthe manufacturing process [75]. However, without "known 
good die" information, the yield of the 3D chips can be quite low, especially when 
the die size is large and/or the defect density is high [65]. D2W/D2D bonding (see 
Fig. 1.2 (b)), on the other hand, requires a more complex manufacturing process 
that applies pre-bond wafer-level testing and attaches known good dies only, thus 
resulting in higher yield compared to W2W bonding [77]. In terms of bonding 
direction, there can be face-to-face bonding or face-to-back bonding. The former 
allows more interconnects between active devices on different layers but it limits 
the number of stacked dies to be two; the latter is a scalable solution that supports 
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more stacking layers. 
1.2 Test Architecture Design and Optimization for 
SoCs 
The basic SoC test infrastructure is composed of 1) test source and sink, 2) test 
access mechanism (TAM) and 3) core test wrapper. To test a core in SoC, the test 
stimuli should be sent into the core-under-test (CUT) first, and the test response 
should be sent out. Then the test response is compared with the predefined correct 
response. Test source and sink represent the infrastructure where the test stimuli 
is generated and test response is received respectively. They can be off-chip auto-
matic test equipment (ATE) or on-chip BIST hardware. TAM transports the test 
stimuli from the source to the CUT and transports the test response out to sink. The 
test wrapper connects the CUT's terminals to the TAM, isolating the CUT from its 
environment during test. In this section, the test wrapper is first introduced. After-
wards, the basic concept ofTAM and its popular implementation is demonstrated. 
At last, the test architecture optimization combining both test wrapper design and 
TAM design is addressed. 
1.2.1 Test Wrapper 
The ffiEE P1500 wrapper, as shown in Fig. 1.3, is a thin shell around a core that 
allows the core and its environment to be tested independently. The wrapper has 
four main modes [58]: (i) functional operation, where core terminals are connected 
to system interconnect and all test facilities are transparent to core; (ii) test modes, 
where core terminals are connected to TAM and test facilities are only visible to 
core; and (iii) interconnect test modes, where system interconnect are connected to 
TAM and test facilities are only visible to system interconnect; (iv) bypass modes. 
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Figure 1.3: ffiEE P1500 Wrapper Architecture [58]. 
where the core in bypass mode is transparent to test infrastructure. It can speed 
up the test of a core when all other cores are in bypass mode. The wrapper has a 
mandatory one-bit wrapper serial V0 pair (WSLWSO), and optionally multi-bits 
wrapper parallel V0 pairs (WPUWPO) are used to transport the test data. The 
wrapper also comprises a wrapper boundary register (WBR), composed of mul-
tiple wrapper boundary cells. These wrapper boundary cells connect all the core 
terminals to provide controllability and observability. A wrapper bypass register 
(WBY) is served as a bypass for the test data access mechanism. In addition, the 
wrapper has a wrapper serial control (WSC) port and an internal wrapper instruc-
tion register (WIR), used to control the different modes of the wrapper. 
It is important to note that IEEE P1500 standardizes only the wrapper interface. 
However, the internal structure of the wrapper can be adapted to the specific SOC 
requirements. The most important internal structure of a wrapper is the wrapper 
scan chains (wrapper SCs), each of which comprise a number of wrapper boundary 
cells and/or internal scan chains. One wrapper SC connects one test wire through 
the wrapper VO pair (either serial V0 pair or parallel I/O pair). Hence, the number 
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of wrapper SCs is determined by the width of TAM, as well as the number of 
test wires. Although multiple wrapper SCs exist, the test application time of CUT 
depends on the longest wrapper SC. Therefore, the main objective of wrapper 
optimization is to build balanced wrapper SCs by linking short internal scan chains 
together or linking wrapper boundary cells to short internal scan chains, so that the 
number of wrapper SCs is the same as the width of TAM while the length of 
wrapper SCs are minimized. Given the internal structures of CUT and the width 
of TAM, the test application time of CUT can be optimized [17]. 
1.2.2 Test Access Mechanism 
Several test access mechanism are proposed in previous literatures such as 1) direct 
access, where all the core terminals are multiplexed to the chip level pins so that 
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Figure 1.4: Test Bus Architecture. 
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test data can be applied and observed directly [60]; 2) functional access, making 
use of the existing functional paths as test paths [61]. Because of various limita-
tions of these mechanisms, dedicated bus-based access becomes the most popular 
test access mechanism. There are two kinds of dedicated bus-based access mecha-
nisms: test bus [20] and test rail [59]. We use an example in Fig. 1.4 to demonstrate 
more details for the former mechanism. The total TAM width W is distributed to 
two TAMs each of which has TAM width wi and W2 respectively. TAM 1 connects 
core A and B while TAM 2 connect core D, E and F. The cores in different TAMs 
can be tested independently. Multiplexes are added to select which core is actu-
a l l y connected to the TAM output pins. Only one core can be accessed at a time, 
noted as sequential test. Hence the total test application time is the sum of aU the 
individual core test application times. Since core external testing needs to access 
two or more cores at the same time, it is hard to test circuits and interconnects be-
tween cores. Additionally, the latter one, namely test rail mechanism is proposed 
to handle this problem. In test rail architecture, the multiplexes are removed and 
all the wrappers within this TAM are linked as a daisy chain. As a result, all the 
cores in a TAM can be tested concurrently. Test Rail also supports sequential test 
by adding bypass register to bypass the cores that should not be tested. 
1.2.3 Test Architecture Optimization and Test Scheduling 
The dedicated bus-based TAM architecture can be categorized into two types [6]: 
1) fixed-width test bus architecture, where the total TAM width is partitioned 
among several test buses with fixed-width. 2) flexible-width test bus architec-
ture, where TAM wires are allowed to fork and merge instead ofjust partitioning. 
Hence, each core in the SOC can get assigned any TAM width as needed, on oppo-
site to the first architecture where each core can only be assigned to a test bus with 
fixed width. However, due to many constraints [81], such as large solution space, 
4 
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Figure 1.5: An Example for Test Architecture Optimization. 
test control cost, we use fixed-width test bus architecture as our test architecture. 
Since both wrapper design and TAM optimization have direct impacts on the 
SOC test cost, they should be considered in conjunction to achieve the best result. 
We use an example (see Fig. 1.5) to demonstrate the importance of test archi-
tecture optimization integrating wrapper design and TAM optimization. Fig. 1.5 
(a) presents a test architecture, wherein Coreu C0re2, and C0re3 are assigned to 
TAMl with width 3，C0re4 and C0re5 are assigned to TAM2 with width 3. Fig. 1.5 
(a，）shows the corresponding schedule, where x-axis denotes the test time and y_ 
axis denotes the width of each TAM, and the total test time is determined by the 
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maximum test time among all TAMs. In fig. 1.5 (a'), there is idle time in TAM 
2 which no test are applying, leading to a waste of test resource. In Fig. 1.5 (b), 
we swap the assignment of C0re3 and C0re4, leading to the reduction of total test 
time (see Fig. 1.5 (b，)). Observing that the test time of TAM 1 is still larger than 
that of TAM 2, we take one test wire from TAM 2，and assign it to TAM 1，which 
decrease the test time of TAM 1 but increase the test time of TAM 2 (see Fig. 1.5 
(c)). However, the total test time is further reduced (see Fig. 1.5 (c，））. Through 
this example, we know that a good test architecture can significantly reduce the 
test application time. 
Test scheduling is the process that allocates test resources (i.e. test data access) 
to cores at different time in order to minimize the overall test application time, 
while at the same time satisfying the given constraints. For fixed bus test bus 
architecture, the test wires assigned to each core are fixed. As a result, the test 
scheduling can only change the sequence of CUTs to be tested by controlling the 
test control circuit without reducing the test time. However it can change the test 
power consumption during test, in turn, change the temperature profile of SoC 
under test [86]. 
1.3 Thesis Motivation and Organization 
In this thesis, we design the test architecture for D2W/D2D 3D SoCs due to its 
high yield as mentioned in section 1.1.2. To get the information of the "Known 
good die" information, wafer-level test for each dies before bonding them together 
is a good choice, denoted as pre-bond test [15]. After pre-bond test, those bad 
dies are discarded and only good dies are bonded. However, during the procedure 
of D2D;D2W bonding, the manufacture defects are also introduced. Furthermore, 
after packaging procedure, the functionality of the whole SoC need to be verified. 
As a result, the traditional package test is also necessary, denoted as post-bond 
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test. To improve the efficiency of testing 3D SoCs, the test architecture design and 
optimization for 3D SoC, considering both pre-bond test and post-bond test should 
be addressed. This motivates this thesis to propose an efficient test architecture 
design and optimization methodology. 
In order to enable pre-bond tests and improve manufacturing yield for 3D ICs, 
we need to fabricate a number of test pads on the silicon die so that the automatic 
test equipment (ATE) can probe it during testing. The test pads, however, occupy 
much larger area compared to the TSVs. Typically, one single test pad can con-
sume area equivalent to hundreds of front-side vias. Therefore, if a large number 
of test pads are fabricated, the benefits of exploiting TSVs for interconnecting ac-
tive devices between layers are significantly reduced. As a result, it is essential 
to take the pre-bond test-pin-count constraint into consideration during test plan-
ning. Related prior chapter in test architecture design and optimization for 3D 
SoCs [70], however, tries to integrate pre-bond tests and post-bond test together 
and may lead to high test pad requirement for certain dies. This motivates this the-
sis to constraint the number of test pins, as well as TAM width for pre-bond test, 
and propose a test architecture design and optimization methodology to effectively 
reduce the test cost (test time and test resource routing cost). 
Thermal dissipation is a critical issue for 3D ICs because silicon dies are 
stacked together and it is more difficult for heat dissipation when compared to 
conventional 2D ICs [85]. Overheating can lead to problems such as increased 
leakage power, more soft errors, and more importantly, permanent chip damage. 
Consequently, it is necessary to take thermal issues into consideration during 3D 
SoC test architecture design and optimization (particularly during post-bond test), 
in order to avoid unnecessary test yield loss. This motivates this thesis to propose 
an efficient test scheduling to eliminate the thermal hot spot. 
The remainder of this thesis is organized as follows. Chapter 2 presents the 
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design of test architecture and the test wire routing strategies of 3D SoCs. Based 
on this, effective and efficient algorithms are proposed to optimize the test time, 
as well as the routing cost. Next, Chapter 3 describes the test architecture design 
and optimization considering the pre-bond test-pin-count constraint by separating 
the routing of pre-bondy^post-bond TAMs and introducing the sharing of test wires 
within TAMs. In addition, the test scheduling technique to reduce the thermal hot 
spot during the test of 3D SoC is also addressed. Finally, chapter 4 concludes this 
thesis and points out our future research directions. 
• End of chapter. 
Chapter 2 
On Test Time and Routing Cost 
2.1 Introduction 
According to [42], tools and methodologies for testing 3D ICs are critical chal-
lenges for 3D integration. However, there are only limited prior work in this 
domain in the literatures. Lewis and Lee [15] proposed a scan-island based de-
sign to enable pre-bond test for incomplete circuit at the architecture level. Wu 
et al. [79] studied several scan chain design approaches for 3D ICs and compare 
their costs. The above scan design methodologies mainly target 3D ICs that put 
functional blocks in different wafers. For 3D SoCs with entire embedded cores 
on different layers, modular testing is more attractive as it facilitates the reuse of 
test patterns. In [78], the authors considered the above problem and presented a 
test-access mechanism (TAM) optimization technique to minimize the testing time 
of 3D SoCs, under limits on the number of TSVs utilized by TAMs. The above 
constraint is important for early 3D technologies with large-sized TSVs. However, 
recent work has shown that the size of TSVs can be reduced to the ^ ^ range [8] 
and the number of TSVs that can be fabricated on-chip is in the order of millions 
per crrP- with technology advancement [75]. Therefore, TSVs should not be a con-
straint for 3D SoCs test any more. In addition, pre-bond test is not considered in 
12 
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the above work and hence it can only provide cost-effective solutions for 3D SoCs 
manufactured with W2W bonding technique. Different from [78], in this thesis, 
we consider testing 3D SoCs manufactured with D2W or D2D bonding technol-
ogy. 
The test architecture design and optimization problem for 3D SoCs is formu-
lated by considering both post-bond test and pre-bond wafer-level tests. We then 
propose efficient and effective heuristics to optimize the testing time and the rout-
ing cost associated with the test access mechanisms, based on simulated annealing 
technique. Experimental results on ITC'02 benchmark circuits show that the pro-
posed technique is able to dramatically reduce test cost when compared to two 
baseline solutions adapted from 2D test architecture optimization methods. 
The remainder of this chapter is organized as follows. Section 2 reviews related 
work and motivates this chapter. The test architecture design and optimization 
problem for 3D ICs studied in this chapter is then formulated in Section 3. In 
Section 4，we detail our simulated annealing-based solution for the above problem. 
In section 5, we introduce disparate routing strategies. Experimental results on 
benchmark circuits are then shown in Section 6. Finally, Section 7 concludes this 
chapter. 
2.2 Preliminaries and Motivation 
Modular testing using dedicated bus-based TAMs, such as Test Bus [20] and Tes-
tRail [7], is the most popular test strategy for large SoC devices [13]. In modular 
testing, embedded cores are isolated from their surrounding logic using test wrap-
pers, while TAMs are designed to transport test data between the input/output pins 
of the SoC and the cores under test (CUTs). The test architecture design and 
optimization problem for two-dimensional (2D) SoCs, which considers to reduce 
testing time and the amount of on-chip DfT resources (both logic and routing), has 
CHAPTER 2. ON TEST TIME AND ROUTnSfG COST lS 
been subject to extensive research in the literature (e.g., [7，9，11，72]). 
These techniques, however, cannot provide cost-effective solutions for 3D SoCs 
manufactured with D2W or D2D bonding technique. This is mainly because we 
need to consider pre-bond wafer-level testing for enhanced yield. We will use 
Poisson distribution to deduce the yield of 3D SoCs under both situation, with or 
without pre-bond test. Given following parameters, w/ (the number of cores on 
layer /), X (the average number of defects per core), a (clustering parameter) and 
m (the number of layers), we can know the yield of each die/layer is expressed by 
Eq 2.1. 
^ . M - ( i + ^ r (2-1) 
For 3D SoCs without pre-bond test, the chip yield is decreasing as the number 
of layers is increasing, since any die of a chip is fault, the whole chip is fault. 
The chip yield of 3D SoC considering only post-bond test is shown in Eq. 2.2. 
Diversely, if we apply pre-bond test, we can only stack known good dies together. 
Since different layer/die is coming from different wafer, which has different yield. 
If we can get at least x fault free dices from a wafer, we can final integrate x 3D 
chips at least. As a result, the yield of 3D SoC by applying pre-bond test is shown 
in Eq. 2.3. Now, We use the following motivating example to illustrate the problem 
investigated in this chapter. 
m 
YS;[p = U^layer,i (2.¾ 
/=1 
y^hip = 4^yiayer,i (2.¾ 
1一 i 
Consider a core-based 3D SoC as shown in Fig. 2.1，wherein six cores are 
placed on two silicon layers. With a traditional 2D test architecture optimizer that 
tries to minimize the testing time in post-bond test, we obtain the TAM architecture 
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shown also in Fig. 2.2. That is, there are totally three TAMs for this example SoC: 
TAMi for core 5，TAM2 for cores 1，2，and 3’ and TAM3> for core 4 and core 6. In 
particular, TAM2 traverses two layers in this example. 
When pre-bond tests at the wafer-level are required, however, the test cost 
model for the 3D SoC changes. For instance, the testing time of the chip is the 
sum of each layer's pre-bond testing time and the post-bond testing time of the 
entire chip. That is, for the example shown in Fig. 2.1’ it contains three parts: the 
pre-bond testing time for layer 1，the pre-bond testing time for layer 2’ and the 
post-bond testing time for the entire chip, represented as three bins in Fig. 2.2(a), 
respectively. The cores in different layers are shown in different gray scales, and 
the TAM can be empty if no cores in that layer are assigned to it. From this figure, 
it is obvious that the test architecture optimized only for post-bond test in 3D SoCs 
incurs long idle time on their pre-bond tests (see TAM2 on layer 1 and layer 2). If 
we are able to design a 3D-aware test architecture as shown in Fig. 2.2(b), the total 
testing time for the 3D SoC can be dramatically reduced, although the testing time 
. . J ^ ^ W V 
PP,X ^^^ >mpper 
/ ^ • \ ^ L ^ / < - T S V 
m y Z ^ 
- ^ < ^ > 4 ^ S ^ ' T 
2M^y^^ 
pp4 m 
y ~ P P i : Primary Pad i ~ ^ 
[哪”以 ly AP|:AdditionalPadj J 
Figure 2.1: An Example 3D SoC Test Architecture. 
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^^ ^^ ^^ ^^ H^ ^^ ^^ ^^ ^^ H^ 
TAM2 2 3, 1 2 ^ H K B 
TAM3 4 1 6 _ i d f B i i 4 l . . . . . L 
^——3D Chip + Layer 1 H ^ Layer 2 ~ ~ -
卜 Post-BondTestH^ Pre-BondTest 1 
(a) 
TAMj 5 4 j 5 | - 4 • 
TAM. 1 I 3 _ 1 j H j | ^ 
TAM3 — 2 1 : 6 邏 ， _ � r r _ 
<1 3D Chip •^~"Layer l -^^Layer 2 ; 
—Post-Bond Test~~4" Pre-Bond Test H 
¢) 
Figure 2.2: The Impact of Pre-Bond Tests: (a) Optimized Only for Post-bond Test 
Time, (b) 3D-aware Test Optimized for Total Test Time 
of the post-bond test becomes longer. In addition, the routing cost associated with 
TAMs for 3D SoCs is also different from that of the planar 2D SoCs, as TAMs 
can use TSVs to go through several layers. Therefore, we should add additional 
TAM wires (dashed lines) and additional test pads (AP1,AP2) for those incomplete 
TAMs during pre-bond test (TAM 2)，as shown in Fig. 2.1. 
The above motivates us to investigate the test architecture design and opti-
mization problem for D2W/D2D bonding fabricated 3D SoCs, as formulated in 
the following section. 
CHAPTER 2. ON TEST TIME AND ROUTING COST 17 
2.3 Problem Formulation 
2.3.1 Test Cost Model 
The test cost model for 3D SoCs to evaluate different test architectures is shown 
in the following. 
Qotal == CTest-Time X OC + CwireXength X ( 1 - � 0 ( 2 . 4 ) 
where, Crest.Time is the total testing time for both pre-bond tests and post-bond test, 
while CwireXength is the total TAM wire length, a is a weighting factor designated 
by users. 
For the example test architecture and the associated test schedule shown in 
Fig. 2.2(a), Crest.Time is the sum of three terms: {Ti + H + 7¾) for post-bond entire 
chip, Ts for pre-bond layer 1 and (T4 + Te) for pre-bond layer 2, where T] is the 
testing time of core i. 
2.3.2 Routing Model 
The computation of C m r M t h , however, is non-trivial. There are two options for 
routing a single TAM in 3D chips. For option one, a TAM will link all the cores 
belonging to it on the same layer before it goes to other layer, denoted as a TAM 
segment. At last, all these TAM segment on different layers will be connected end 
to end in sequence into a integratedTAM(Fig. 2.3a). As for option two, a TAM is 
allowed to span across different layers back and force freely without considering 
the number of TSVs used(Fig. 2.3b). It should be noted that the first option can 
consume much less number of TSVs comparing to option 2. 
We use a simple example to describe the routing modle when option 1 is used 
for TAM construction. As described in Fig. 2.4，the TAM involves several layers 
I 
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z ^ ^ MW 
Z ^ 3 ^ T S V J ^ 7 
(a) (b) 
Figure 2.3: Two options of TAM routing: (a) Option 1，(b) Option 2. 
z ^ 7 / ^ ^ 
/ ^ Z ^ 
A B 
Figure 2.4: An Example of routing option 1. 
contains two parts: the intra-layer wire length and the inter-layer one. For the for-
mer one, the TAM is broken into several segments, each on a single layer. For each 
segment (or TAM that is on one layer only), we use the algorithm in [67] to com-
pute its wire length. As for the inter-layer wire lengths, they are calculated as the 
Manhattan distance between the end cores of TAMs in different layers (e.g. black 
wires), the inter4ayer wire length is the Manhattan distance between core A and 
the core B mirrored on the other layer (B，). However, directly using algorithm [67] 
can only promise a low intra-layer length, not necessarily a low total wire length. 
As described in Fig. 2.4, the wire length on lower layer in B is less than that in A. 
Unfortunately, the inter-layer wire length is much larger than that in A, which even 
diminish the wire length reduction of the whole TAM by using algorithm [67]. We 
will formulate this problem in section 2.3.3 and try to find a efficient heuristic to 
solve it. 
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Z ^ ^ z ( ^ ^ 
M ^ / ^ 
A B 
Figure 2.5: An Example of routing option 2. 
As for option 2，unrestrained number ofTSVs gives more flexibility to route the 
TAM. We can map cores in different layers into the same layer and use heuristics 
to route the shortest TAMs length as shown in Fig. 2.5A. Solid lines are used to 
link cores in the same layer and dashed lines are used to link cores in different 
layers. Each dashed & doted line indicates a TSV connecting between two layers. 
Although existing heuristics can handle optimizations of such a routing problem 
for post-bond TAM, no methods exists for pre-bond TAM routing because TAM 
is still fragmentary (in Fig. 2.5B). As a result, we should add additional wires to 
integrate the segmental TAMs in each layers. These additional wires also may 
diminish the effort of minimizing the wire length of whole TAM achieved by post-
bond TAM routing. 
It is important to note that our proposed algorithms (detailed in Section 4) 
can be applied to other cost models as well. For example, multi-site testing is 
considered [12]. Designers canjust update the above test cost model accordingly 
and apply our proposed technique. 
2.3.3 Problem Definition 
The problem addressed in this chapter can be formulated as follows: Problem 1: 
Given 
• a set of cores C, and the test parameters for each core c G C, that is, the 
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number of wrapper input cells m � t h e number of wrapper output cells out� 
the number of wrapper bidirectional cells bic, the number of test patterns Pc, 
the number of internal scan chains 5Cc, and for each scan chain i, the lengths 
of scan chain in flip-flops lc,i; 
• the physical position of every core c, i.e., which layer it sits on and its X-Y 
coordinate on that layer; 
• the maximum available TAM width WjAM； 
Determine the number of TAMs, the cores assignment associated with each TAM, 
and the width of each TAM to minimize the total test cost as shown in Eq. (1). 
Note, test wrapper design and optimization is a subproblem of the above problem, 
and we use the algorithm in [69] to address it. 
The subproblem for routing option 1 addressed in the previous section can be 
formulated as follows: 
Problem 2: Given 
• the number of layer, nl; 
• c 二 {C1,C2, ...,C„}, a set ofncores assigned into the same TAM T; 
• {(xi,yi), (x2,y2),..., (A,:y”)}，their horizontal coordinate; 
• Ci C C, 0 < i < nl, core subset whose m cores stay on layer i; C 二 U?io^ 〔“ 
c A w C ; = o 
• For each subset Q, route all m cores of C/, become a sequence of set C/，i.e. 
di 二 {CQ,CJ,...,C^.}. 
• The intra-layer wire length calculated by Manhattan Distance of sequence C| 
which is the sum of Manhattan distance between all pairs of adjacent cores 
in sequence, i.e. MZ)(C；.) 二 lS^MZ)(c；：,c;:+i) 
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• The inter-layer wire length calculated by Manhattan Distance of pairs of 
ending cores from adjacent sequences, i.e. MD(Q,c|-+i) 二 AfD(c4"c& )) 
Determine each sequence c | of set Q, to minimize the total cost of wire length, 
i.e. n L o ' MD(C^) + E i o ' ^ ^ ( < ‘ < + i ) 
The subproblem for routing option 2 addressed in the previous section can be 
formulated as follows: 
Problem 3: Given 
• the number of layer, nl\ 
• C == {C1,C2, ...,C„}, a set ofncores assigned into the same TAM T; 
• {(^i,yi),(^2,3^2),...,(^n,Jn)}, their horizontal coordinate; 
• Ci C c,0 < i < nl, core subset whose m cores stay on layer i; C 二 U^o^〔!•， 
G . n , w Q = o 
• Route all the cores ofC, become a sequence of set Q, i.e. C^  = {c》，c》，...,c2.}. 
The superscript denote the subset(layer) which the core belongs to, 0 < ik < 
ln for V/jt G {i'oj . . . , � } . 
• Find adjacent cores belongs to the same subset Q in d，i.e. j adjacent cores 
from layer / , : � = {c;V:Vi,".，ctm-i，}. Obtain its Manhattan Distance 
MD{s)). 
• Find all these segments in c'，i.e. S. Calculate the Manhattan Distance of S: 
MD{S) = LsjesMD{sj) 
• Sort the cores in each s u b s e t ( s e g m e n t in each layer) Q in the same se-
quence as that in C: C； . For example, if for layer i, three cores in C is 
{—,4,,."4，4,}，thenC;- = {4,,c'5',4'} 
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• Calculate the Manhattan Distance of d: MD{d), alltheManhattanDistance 
of each subset(segment in each layer): MD{di) 
Determine the sequence of cores in C: d, to minimize MD{d) + L^U^Dd^ 一 
MD{S) 
2.4 Proposed Algorithm 
In this section, we introduce the proposed simulated annealing-based algorithm 
for tackling the problem presented in Section 2.3.3. In this chapter, we mainly 
consider the TestBus architecture for the sake of simplicity. The proposed method, 
however, can be easily extended to a TestRail architecture. 
2.4.1 Outline of The Proposed Algorithm 
The test architecture design and optimization problem for 2D SoCs has been proven 
to be a NP-hard problem [69]. To reduce computational time, prior work mainly 
resorts to deterministic heuristics to address this problem (e.g., [7，9，11，72]). As 
shown earlier, for 2D SoCs without considering pre-bond test, generally one single 
TAM is the bottleneck that determines the SoC testing time. Consequently, greed-
ily optimizing the bottleneck TAM by assigning cores to different TAMs and/or 
allocating more TAM wires to the bottleneck TAM can lead to close-to-optimal 
solution [7]. The above deterministic optimization strategies, however, are diffi-
cult to apply to optimize 3D SoC test architectures as we need to consider both 
pre-bond tests and post-bond test, which can have multiple bottleneck TAMs in 
terms of testing time (e.g., TAMi for layer 1 pre-bond test and TAM2 for post-
bond test in Fig. 2.2(a)). We therefore propose to use simulated annealing (SA) 
based stochastic search algorithms to tackle the problem described in Section 3.2. 
One of the most straightforward methods to address this problem is then to con-
struct a unified solution representation including both core assignment and TAM 
c , 
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1 Set TAMJVurnmin and TAMJ^unimax 
2 For TamJS!um = TAMJ^urn^nm to TAMJVwmmax 
II Simulated Annealing 
3 Get initial core assignment with no empty TAM 
4 Perform inner TAM width allocation algorithm 
and compute initial cost 
5 Costbest — initial cost, Costoid — initial cost 
6 Set temperature T as a high value 
7 While (7 > end temperature Tend) 
II Run a few iterations at same T 
8 For each iteration 
9 Random move to reach a new core assignment 
10 Perform inner TAM width allocation 
11 Compute Costnew 
12 ff Costne^ < Costoid or e^T�rand{) 
// Accept Move 
13 CoStold ^ Costnew 
14 Update core assignment solution 
15 lf CoStnew < CoStbest 
16 CoSthest <^ Costnew 
17 Record the best solution 
18 Else . 
19 Restore old solution 
20 Decrease temperature T 
Figure 2.6: Main Flow of the Proposed Algorithm. 
width allocation, and perform simulated annealing on it. That is, we can represent 
a solution as a few core sets and a TAM width for each set. This method, in spite of 
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its simplicity, is not quite effective due to the huge solution space and the difficulty 
to specify neighboring solutions in the SA process. 
Fortunately, we notice that, given a fixed core assignment for each TAM, it is 
easy to determine close-to-optimal TAM widths for each TAM by properly adjust-
ing existing deterministic heuristics. Based on this observation, for a given number 
ofTAMs, we propose to separate our optimization procedure into two nested parts: 
the outer SA-based core assignment (Section 2.4.2) and the inner heuristic-based 
TAM width allocation (Section 2.4.3). By doing so, the solution space explored by 
simulated annealing shrinks to the various core assignment solutions only, without 
loss of its quality. The above outer and inner procedures are for a given number of 
TAMs, we therefore need to enumerate this value in our algorithm. 
The overall algorithm to tackle 3D SoC test architecture design and optimiza-
tion problem is shown in Fig. 2.6. In the beginning, we set the minimum number 
of TAMs {TAMMummin) and the maximum number of TAMs {TAMJ>Jummax) to 
be explored in our algorithm. Typically, TAMJ^urumin 二 1 while TAMJ^urrimca 
is set to be a small number that is much less than min{|C|,WrAM}^. Then, for a 
given number of TAMs, we start from a random initial core assignment, and keep 
on searching for its neighbor solutions. Once a feasible solution is obtained, TAM 
width allocation is conducted by inner deterministic algorithm. Core assignment 
solutions are evaluated using the cost model in Section 2.3.1. Then algorithm con-
ducts like a typical simulated annealing algorithm. Finally, the algorithm outputs 
the best solution that is obtained during the stochastic search process. 
2.4.2 SA-Based Core Assignment 
Suppose we are performing core assignment for m TAMs. Remind there are totally 
C\ cores to be tested, the problem comes down to dispatching cores to m sets. As 
~ " i A large number of TAMs typically results in excessive testing time and hence is not preferred. 
^• > 
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a consequence, a solution can be represented as a series of sets ^1 , ^2 , " •,各， 
where J^ is the core set assigned to TAM i. For instance, assume there are two 
TAMs and five cores, a valid solution can be {(1,3), (2,4,5)}, meaning that cores 
1 and 3 are assigned to one TAM, and cores 2，4, and 5 are assigned to the other 
one. 
{(1,3),(2,4,5)} and {(2,4,5), (1,3)} are both valid representations, but they 
essentially correspond to the same solution. To eliminate this redundancy and 
provide a one-to-one mapping between a representation and its corresponding so-
lution, we always keep the smallest core index assigned to TAM i smaller than that 
assigned to TAM j, provided i is smaller than j. Let 0C/ be the minimum core index 
of TAM set J^. This rule can be expressed as V/ < j ： oc/ < aj. According to it, 
{(2,4,5),(1,3)} will be deemed as an invalid solution in our annealing process. 
With the help of the above rule, the solution space shrinks to ^ of that without 
this rule. Also, we do not allow empty sets, because any solution with n empty 
sets achieved in the iteration where TAM number is set to be m can be revisited in 
the iteration where TAM number is (m 一 n) without empty sets. 
The only move defined in our procedure to find a neighbor solution is Mi: pick 
up a core from a random set 凡 which contains more than one cores, and put it into 
another randomly selected set A[ The completeness of the above move can be 
effectively proved by: starting from a valid solution Jli, ^ 2 , . . . , 1 we are able to 
reach any other solution ^，%, •..，%n after finite times of M i move. Due to the 
space limitation of the chapter, however, the proof is omitted in this chapter (see 
the appendix). 
2.4.3 Heuristic-Based TAM Width Allocation 
With given number of TAMs and the core assignment for each TAM, it is actually 
possible to obtain the optimal TAM width allocation using techniques such as lin-
ear programming (e.g., [69]). The inner TAM width allocation procedure however 
, > 
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1 Allocate one bit width to every TAM 
2 Setfc = l 
3 While no more unassigned TAM width 
4 Costmin — °° 
5 For each TAM 
6 Allocate b bit width to this TAM; 
7 Compute the cost of entire TAM architecture 
8 K Cost < C05fmin 
9 C05fmin = CoSt 
10 Keep this TAM as the only candidate 
11 Restore this b bit width 
12 ff Costmin reduces 
13 Allocate b bit to the recorded TAM 
14 Set b = 1 
15 Else 
16 Increase b by one 
Figure 2.7: Inner TAM Width Allocation Procedure. 
needs to be called every time we have a feasible core assignment solution during 
the simulated annealing process. Consequently, the running time for this inner 
procedure needs to be very short so that we can explore a large number of core 
assignment solution space. Because of this, instead of acquiring exact optimal so-
lution for the inner TAM width allocation process, we use a greedy heuristic as 
shown in Fig. 3.11 to obtain a c lose - to-opt imal solution. Similar to [7], this pro-
cedure iteratively assign one-bit wire {b 二 1) to a TAM that leads to the lowest 
total test cost (Line 6). If this one-bit TAM wire cannot result in cost reduction, 
we will not allocate it in this iteration (Line 11). tistead, we increase the width of 
the to-be-assigned TAM wire by one until a lower cost is found (Lines 12-16). 
i 
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Algorithm 1 C = {Co,Ci,...’C„,-i} — d = {c[),c/i,---,c^/-i} 
1 WIRELENGTH{Co,w) — 5Mm,v^^o^^o^_j 
2 Set one-end super-vertex OESVs ： = ^{c§,cJ^_i} 
3 fork=l^nl-l { 
4 create a complete graph G 二（V + OESVs,E) with V from cores in Q 
5 for all edges e" £ E { 
6 W(e/;) \=w-d{vi,vj)}\ 
7 while |V| > 1 { 
8 find edge e^ for which W{eij) = mineeE^{e)\ 
9 sum :=sum^W{e*j)-, 
10 if(v/ == OESVi) { 
11 merge vertices OESVi and vj to form a one-end super-vertex OESVf, 
12 delete edges incident to vertices OESVi ； 
13 y ：= y \ {OESVi,Vj} U OESVy,} 
14 else if(v; 二二 0£：卿{ 
15 merge vertices OESVj and v/ to form a one-end super-vertex OESVr, 
15 delete edges incident to vertices OESVj ； 
17 V ：= y \ {OESVj,Vi} U OESVr,} 
18 else{ 
19 merge vertices v/ and vj to form a super-vertex V(,-j}； 
20 delete edges incident to vertices v/ and vy, 
21 V:=V\{v / ,V ;}U-v{i, ;}; 
22 asign new weights on edges connecting V{,-j} to other vertices;}} 
23 Set the remaining one-end super-vertex as OESVs = OESV^k^_^ } 
24 Produce the sum . 
Figure 2.8: Route a set of cores belong to a TAM with width w for problem 2. 
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Algorithm 2 C = {q),Ci,...,C„/—i} — c"={4’C”�-i} 
1 WIRELENGTH{C, w) ~> sum, d 
2 P ^ Co 
3 while(PNOT^ c^_{){ 
4 PN := P ^ nexf, 
5 if(P and PN come from same layer){ 
6 merge *P and *PN into a super-vertex pointed by P; 
7 delete ^PN from list d }； 
8 else 
9 f>:=^"^ne:cf}; 
10 distribute all vertices in d to sets (layers), c(),C'i，".，C „^/—i; 
11 for(A: = Oto(n/-l)){ 
12 WIRELENGTH' {d^，w) — sunik 
13 sum+ = surrik } 
Figure 2.9: Route a set of cores belong to a TAM with width w for problem 3. 
2.4.4 Fast routing Heuristic 
TSP is known to be A^P-hard [67]. Both of the routing problem 2, and problem 3 
addressed in section 2.3.3 can be easily proved as extension of TSP problem, but 
more complicated. In this section, we try to extend the routing algorithm in [67] to 
solve problem 2 and problem 3 and get near-to optimal solutions. Both heuristics 
proposed following are target on constructing a single TAM for both pre-bond test 
and post-bond test. 
Algorithm 2.8 illustrate a fast heuristic to tackle problem 2. In Line 1，we 
use heuristic to construct a TAM segment for layer 0，producing the total routing 
cost {sum) and a super-vertex (SV) which denote the two end points of TAM on 
layer 0. For all the layers below (Line 2 to Line 25), we always get the super-
; 
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vertex from previous processed layer, and merge it with the nearest vertex in this 
layer into a one-end super-vertex (Line 4 � 5 ) . The remaining steps is just familiar 
with [67], except that if we merge the one-end super-vertex OESPi with another 
vertex vj, the new vertex will denote the one-end super-vertex OESPj and there is 
no need to assign new weight (Line 12-Line 19). The reason is that one-end super-
vertex represent the chain of TAM segments connected from first layer to previous 
layer. Therefore there is only one single one-end super-vertex. What differentiates 
one-end super-vertex with super-vertex is that, the former one is growing towards 
one direction while super-vertex can grow towards two directions. At last, we 
get total routing cost and a single one-end super-vertex denoting a chain of TAM 
segments connected from first layer to last layer. 
The second heuristic 2.9 for problem 2 gives the TAM for post-bond test more 
priority to reduce the routing cost. We first use WIRELENGTH proposed in [67] 
to produce a integrated TAM for post-bond test which traverse across different 
layers back and forth by TSVs (Line 1). Then we combine those consecutive cores 
from the same layer together into a super-vertex step by step (Line 3 � 7 ) . In Line 
8，we distribute these new vertices into different sets according to their vertical 
position (layer). At last, we construct each integrated TAM on each layer. 
2.5 Experiments 
2.5.1 Experimental Setup 
To demonstrate the effectiveness of the proposed solution for testing 3D SoCs, 
we present experimental results for two ITC'02 benchmark SoCs^ (p22810 and 
t5i2505). We map these two SoCs onto three silicon layers randomly and try to 
balance the total area of each layer, where a core's area is estimated based on 
2 D u e to space limitation, results for other benchmark circuits are not reported here, but they 
show similar trends. 
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— :;;;r; n ^ ^ H sA A[ Af 
Width TR-1 TR-2 ~l 
7 ^ L1 L2 L3 3D Total L1 L2 L3 3D T o t ^ _ U _ _ ^ J ^ _ _ 3 D _ _ T ^ 
1 ^ 4 2 7 4 8 5 4 8 7 1 7 7 4 8 6 8 2 8 4 8 7 1 7 7 1 8 8 8 6 6 7 3081173071482448884672451327398 147597232231 1657004852591030787 -45.42 -2.35 
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48 116241206205174491206205 703142 160221159613158635160908 639377 87141 72981 102965223110 486197 _30.85-23.96 
56 116241 159613158373159613 593840 135571145417136511 145417 562916 87141 72981 102965176912 439999 -25.91-21.84 
64 96454 | i454 i7 | i40444 | i454 i7 | 527732 | | l09407| l33587| l l3858| l33587| 490439! | 87141 72981 | l02965|l41542| 4046291|-23.33|-17.50| 
A[ / A l : Difference ratio on total testing time between SA and TR-1 / TR-2; 
/^ w f ^w: Difference ratio on wire length between SA and TR-1 / TR-2. 
Table 2.1: Experimental Results ofTesting Time for p22810 when a 二 1. 
P34392 II P93791 11 痛 — 
TotalTestingTime ^ ^ ^ ^ " l ^ e s t i n g T i m e RatioW To t^Tes t ingyme——R^^^ 
^ TR-1 i ; R : j ^ : 3 [ ^ . l ^ ^ i J t L U ^ ^ X _ ^ ^ > ^ _ _ m 
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24 291944322369901868264-36.01-16.48 483247633886072491708-48.44-26.47 344501103075809424087886-30.08-21.69 
32 218136318306691498194 -31.32-18.16 39667702952067 1870957 -52.83 -36.62 33867447 1803640115600892 -53.94-13.50 
40 195403215356171441485-26.23 -6.13 312813924464191565384-49.96-36.01 234173471889028413028866-44.36-31.03 
48 173241515356171422943-17.86 -7.34 272495618400481275621-53.19-30.67 234173471889028412967247-44.63-31.35 
56 153386515356171420363 -7.40 -7.51 233560415094411079359-53.79-28.49 234173471889028412967247-44.63-31.35 
64 |i4482i9|i5356i7|i4:3| -2.431 -7.98||2023756|l374719| 987522 |-51.20|-28.17||23417347|m90284|l2%7247|-44.63|-31.35| 
Table 2.2: Experimental Results of Testing Time for a 二 1. 
the number of internal inputs/outputs and scan cells (if any). An academic floor-
planner is utilized to get the coordinates for each core, to be used for wire length 
calculation. As mentioned in Section 2.4，we focus on the TestBus architecture in 
our experiments. Other benchmarks, such as p93791, have similar results. 
We compare the proposed algorithm with two baseline solutions, constructed 
from a traditional 2D optimization algorithm TR-ARCHITECT [7]. In the first 
one (referred as TR-1), we apply TR-ARCHITECT algorithm to the 3D SoC layer 
by layer, i.e., no TAM wires is allowed to traverse multiple silicon layers, and we 
adjust the TAM width among layers iteratively until the testing time of these layers 
are as balanced as possible. In the second baseline solution (referred as TR-2), we 
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cc = 0 . 6 I I a = 0 .4 
^ ~ ~ T o t a l T e s t i n . T i m e l R a : ( % ; | WireLength Ratio(%) ' TotdTestingTime Radc (^%) Wh^Ixngth 二 ( 二 
7i:ir^ T „ i TD， c . ^ j ^ ^ ^ ^ r | A y ' lT^- l TR-2 SA A[ ^ T ^ T ^ ^ _ ^ ^ 
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24 34450110 30758094 24742962 28.18 17.46 5459 5824 4714 13.65 19.06 34450110 30758094 28320290 17.79 7.08 5459 5824 4144 7AW 2 .8 
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Table 2.3: Experimental Results for SoC t512505 Considering Both Testing Time 
andWire Length. 
simply apply TR-ARCHITECT algorithm to the whole 3D chip, minimizing the 
testing time of the post-bond test. In this chapter, we do not compare against [78] 
because [78] is essentially an optimizer for post-bond test with TSV constraints, 
but we do not consider TSV as constraints in our work. Also, the layout used 
in [78] is not available to us. When we compare the result of different routing 
strategy, we denote the original routing algorithm 
2.5.2 Experimental Results 
Table 2.1 shows the experiment results when considering testing only on p22810, 
while table 2.2 presents the same results on other three benchmarks, where only 
shows the total testing time and the ratio. As expected, our algorithm leads to 
significant improvement in terms of testing time reduction when compared with 
the other two baseline solution. The benefit can be as high as 53.9% compared 
with TR-1 for SoC t512505, and 36.6% compared with TR-2 for SoC p93791. 
TR-1 leads to longer testing time because TAMs are not allowed to walk through 
different layers, which significantly constrains the solution exploration space. At 
the same time, as TAM wire length is not considered in this experiment (i.e., a = 
1)，typically long TAM wires are obtained using our algorithm, especially when 
compared to TR-1. 
When the total TAM width gets larger, the total testing time decreases for 
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40 27717 25497 42571 62 62 121 -8.01 53.59 0 95.16 25088 23085 42982 47 47 102 -7.98 71.32 0 117.02 
48 27717 25497 41002 70 70 121 -8.01 47.93 0 72.86 46658 40884 90881 76 76 198 -12.38 94.78 0 160.53 
56 27717 25497 41578 78 78 121 -8.01 50.01 0 55.13 30007 29417 47987 85 85 113 -1.97 59.92 0 32.94 
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A^ / A f : Difference ratio on total wire length between Al/A2 and Ori; 
Aj' / A^: Difference ratio on number ofTSVs between A1 / A2 and Ori. 
Table 2.4: Experimental Results for SoC t512505 Considering Both Testing Time 
and Wire Length. 
p22810 and p34392, mainly because when the TAM width increases, the testing 
time has been reduced efficiently leading to the ratio reduction of proposed SA 
method. However, for t512505, after the TAM width is larger than 40，its testing 
time does not decrease any more, mainly due to a bottleneck core in the system. 
Also, we can observe that when TAM width increases to be more than 32’ the test-
ing time of TR-2 becomes even higher, mainly due to the increase of its pre-bond 
testing time. However, for p22810, p34392 and p93791, the testing time is keeping 
reducing when TAM width increases. 
Fig. 2.10 shows the testing time of the pre-bond test for each layer and the post-
bond test for the entire chip for SoC p22810. With TR-1, we can observe balanced 
testing time among all layers (as expected), while the other two algorithms do not 
have this feature. Compared to TR-2, the proposed algorithm often has longer 
testing time for the post-bond test, but achieves a much shorter testing time in 
the pre-bond tests (e.g., when TAM width is 16)，thus resulting in improved total 
testing time. 
In Table 2.3’ we present experimental results for SoC t512505 with two sets 
of weight parameter: a 二 0.6 and a 二 0.4，in which the former one is associated 
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Figure 2.10: Detailed Testing Time of p22810. 
with balanced testing time and TAM wire length cost factors while the latter one 
emphasizes more on the impact of wire length cost. 
As can be observed from this table, for the former case, the TAM wire length 
ofthe proposed solution is still higher than that ofTR-1 in many cases, but ateady 
much smaller than the case in Table 1 • In several cases (when TAM width is 24，56 
and 64), we can achieve both testing time improvement and wire length reduction. 
As the total TAM width increases, the total testing time of the proposed algo-
rithm declines first, and then increases (see Column 4). We attribute it to the fact 
that wire length accounting for more share in the cost function with the increment 
ofTAMwidth. 
For the latter case, where wire length has a much heavier weight, since the wire 
length increases dramatically with TAM width increment, when the TAM width is 
large, we can achieve much shorter wire length compared to that with TR-1 or 
TR-2. For instance, when TAM width is 64，the difference ratio on wire length 
between the proposed algorithm and TR-1 / TR-2 is as high as 55.00% / 67.00%. 
Table 2.4 presents the result when we apply different routing strategy. Ori de-
note the wire length by using routing algorithm proposed in [67], while A1 and A2 
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present the wire length by two proposed routing heuristic in Fig. 2.8 and Fig. 2.9 
respectively. We can observe that A1 can further reduce the wire length as high 
as 16.96% and as low as 0.66% in p93791. Unfortunately, A2 always increase 
the wire length as high as 114.7% and as low as 47.9%. It is mainly because, 
although A2 can reduce the wire length of post-bond test, it will dramatically in-
crease the wire length of pre-bond test which offsets the reduction coming from 
post-bond test. For A1, the number of TSVs used is the same as that in Ori, while 
A2 dramatically increase the number of TSVs as high as 347.4%. 
Finally, the computational time of the proposed technique is in the range of 
minutes for all our experiments, and the number of TSVs remains in the magnitude 
of tens. Both are acceptable for test architecture design and optimization. 
2.6 Conclusion 
Existing test architecture design and optimization techniques for 2D SoCs are not 
readily applicable for emerging 3D SoCs. In this chapter, we propose efficient and 
effective method to optimize the test cost for 3D SoCs with D2W or D2D bonding 
technique. Experimental results show that the proposed method can significantly 
reduce test cost compared to those two baseline solutions, which are adapted from 
2D test architecture optimization methods. 
Appendix A. Proof for the Completeness of Search Space 
Let us use a^j to denote the core with the 产 smallest index of set {J^}. For example，«2,2 
of the solution {(1,3),(2,4,5)} is 4. Similarly, let bt j and P, be the parameters for the 
target solution ¢1,¾,. • •, %n. By the rule V/ < j ： a, < aj, we have oci < 0c2 < ... < 0Cm 
and Pi < P2 < . • • < Pm- We compare a, with P/ from i 二 1 to m and divide these sets into 
^ consecutive segments. In each segment, the comparison relationship for every element 
in the segment is exactly the same. For example, we have the original solution whose a,'s 
are 1，2,4, 5, 6’ 8，12 and the target solution whose p,'s are 1，2，3’ 4，9，10，11. They will 
CHAPTER 2. ON TEST TIME AND ROUTnSfG COST lS 
• ^ , ~ ^ , . . . , > a n = » ^， ^ r . . , ^ n 
1 for i = m to 1 
2 for j = \J^\ to 2 
3 Move a i j from set J^ to set Sl\ 
4 for k = 1 to r 
5 if the fcth segment is Type II 
6 for i 二 fk to tk 
7 Find bi, i in set Jl\，move it to set J^ 
g Move fl/,2 from set J^ to set J^i 
9 else if the 一 segment is Type m 
10 for i = tk to fk 
11 Find bi, i in set J^i，move it to set J^ 
12 Move fl/,i from set J^ to set Jli 
13 for i = m to 1 
14 for j = 1¾! to 2 
15 Find b i j in set Jli，move it to set J^ 
Figure 2.11: A Feasible Procedure for Proving the Completeness of the Proposed 
Simulated Annealing-based Core Assignment. 
be divided into four segments (r 二 4). The first segment includes sets 1 and 2, because 
oci 二 Pi and tt2 = p2 (denoted as Type I segment); the second segment include sets 3 
and 4，as 0c3 > P3 and 0c4 > P4 (denoted as Type II segment); the third segment contains 
sets 5 and 6，because 0c5 < P5 and 05 < 1¾ (denoted as Type III segment); and the fourth 
one is set 7 (Type II segment). Let the P segments range from set fk and tk. A feasible 
procedure to move from solution J^i, ^¾,. • . , ^ to solution ¢1 ’ 跃’...，%n is shown in 
Fig. 2.11，wherein the solution after every move is also valid. 
After performing the first three lines in Fig. 2.11，all elements except for fl/j's are 
moved to set J^i. Then, we replace a,，i’s with ^-.I's. To avoid rule violation, we ^ s t 
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carefully conduct every step in this replacement. For a Type I segment, no replacement 
is necessary because all involved a's and P，s have akeady been equivalent. For a Type 
II segment k, we start from the set A and end with the set tk. When we operate on the 
/th set，a's of the first i 一 1 sets have been changed to be the same as p's, (that is, a,=p,, 
s = 1 ’.. •，i - 1). As for the current set J^, the core with index P/ must be in set ^i. This is 
because on one hand p/ > p/-i = cx,-i thus p, cannot be in set 处，s == 2,.. •, i - 1，on the 
other hand p, < 0C/ thus it cannot be in set 凡，s 二 /,... ’m. Also, since a, > P/ > P/-i 二 
a,._i, line 7 will not violate the rule mentioned above. Next, as line 8 does not affect a,, it 
definitely leads to a valid solution. For a Type III segment K on the other hand, we should 
start with tk and process in the reverse order. Because a, < P/, line 11 does not affect a,. 
As for line 12, since we know a, < P, < P/+i < a,+i，it will not result in an invalid solution 
either. The last three lines move the elements except for P/'s from 处 to all sets according 
to the target solution. It does not change the a,'s at all, therefore this step also satisfies the 
rule. 
• End of chapter. 
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Chapter 3 
Pre-bond-Test-Pin Constrained Test 
Wire Sharing 
3.1 Introduction 
To tackle the pre-bond test-pin-count constraint problems, in this work, we design test 
architectures for pre-bond tests and post-bond test separately so that the test-pin-count 
constraint can be satisfied in pre-bond tests. By doing so, however, the routing cost for 
test access mechanisms (TAMs) may be dramatically increased as pre-bond tests and post-
bond test have different TAMs. To address this issue, we propose optimization methods 
that allow us to share routing resources between pre-bond tests and post-bond test as much 
as possible. Also, we show how to optimize test architectures to further reduce TAM rout-
ing cost with little impact on testing time. To tackle the heat dissipation problem, a novel 
thermal-aware test scheduling algorithm is proposed to reduce the hot-spot temperature 
of the SoC during post-bond test. Experimental results on several 3D adaptations of the 
ITC'02 benchmark circuits demonstrate the effectiveness of the proposed solution. 
The remainder of this paper is organized as follows. Section II reviews related work 
and motivates this paper. The problem investigated in this paper is then formulated in 
Section III. Next, our proposed layout-driven test architecture design and optimization 
37 
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techniques and the thermal-aware test scheduling algorithms are detailed in Section P/ 
and Section V, respectively. Section VI presents our experimental results for benchmark 
circuits. Finally, Section VII concludes this paper. 
3.2 Preliminaries and Motivation 
3.2.1 Prior Work in SoC Testing 
When testing SoC devices, embedded cores are typically tested as separate, stand-alone 
units, wherein test wrappers are constructed to isolate them from the environment during 
test while dedicated test access mechanisms (TAMs) facilitate the transportation of test 
stimuli/responses between the core-under-test (CUT) and test source/sink (e.g., tester). 
For an SOC with specified parameters for its cores, a test architecture and a test sched-
ule need to be designed to minimize the test cost, which must account for the test ap-
plication time and design-for-testability (DfT) overhead. The optimization of the above 
modular test architectures and test scheduling have been subject to extensive research [81]. 
Various constraints need to be considered during the test scheduling process, which de-
termines the start and end test times for all the cores. As overheating can damage the CUT, 
it is important to take thermal issues into consideration during test scheduling. Power-
constrained test scheduling techniques (e.g., [87，88，89]) are beneficial，but due to the 
non-uniform spatial power distribution across the chip, limiting the maximum chip-level 
power consumption only does not avoid local hot spots [91]. 
To address the above problem, Rosinger et al. [86，90] proposed to use a simple ther-
mal model to guide test scheduling. This thermal model captures the heat transfer paths 
originating at the cores under test in a given test session and considers the lateral flow of 
heat to its neighboring cores. In [91], Liu et al. considered “hot spot" (any core with ex-
cessive temperature) during test and proposed two algorithms that attempt to spread heat 
more evenly over the chip. In [92], He et aL proposed to conduct test partitioning and 
interleaving to allow hot cores to cool off while the freed test resources are used to test 
other cores. 
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3.2.2 Prior Work in Testing 3D ICs 
Test techniques and design-for-testability (DfT) solutions for 3D ICs are critical issues for 
the success of 3D technology, as pointed out in [76，98]. However, only limited work has 
been done in this emerging area. 
Lewis and Lee [74] proposed a scan-island-based design to enable pre-bond tests for 
incomplete circuits at the architecture level. Wu et al. [79] studied several scan chain 
design approaches for 3D ICs and compared their routing costs. The above works mainly 
target 3D ICs that put functional blocks in different smcon layers. 
For 3D SoCs with entire embedded cores on different layers, modular testing is an 
attractive solution as it facilitates the reuse of test patterns. While test architecture design 
and optimization for two-dimensional SoCs have been subject to extensive research [81], 
these solutions are not readily applicable for testing 3D SoCs. Marinissen et al. [99] 
proposed a novel test wrapper design for cores in 3D SoCs, but it did not address the test 
architecture optimization problem. Recently, a test architecture optimization technique 
was proposed in [78] to minimize the testing time of 3D SOCs, under limits on the number 
of TSVs utilized by TAMs. However, pre-bond tests were not considered in this work and 
hence it can only provide cost-effective solutions for 3D SoCs manufactured with W2W 
bonding technology. Noia et al. [100] considered the case with given fixed or yet-to-be-
designed test architecture on each die, which is able to optimize for post-bond test only. 
Jiang et al. [70] proposed simulated annealing (SA) based algorithms to optimize modular 
SoC test architecture considering both pre-bond tests and post-bond test. In this work, the 
same TAMs that traverse multiple layers in post-bond testing are fully reused for pre-bond 
tests. Consequently, TAMs can be divided into multiple parts and distributed among the 
different silicon layers. As all the TAM segments in a particular silicon layer need to be 
probed during pre-bond testing, a large amount of test pads may be required for those 
silicon dies that contain many TAM segments. This can be a serious issue in pre-bond 
testing, as shown in the following section. 
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Figure 3.1: Pre-bond Test Pad: (a) C4 Bump as Test Pad, (b) Wire-Bond as Test 
Pad. 
3.2.3 Test-Pin-Count Constraint in 3D IC Pre-Bond Testing 
When conducting pre-bond tests for silicon dies at wafer-level, one of the biggest chal-
lenges is how to probe the silicon die effectively. As shown in [63], since fine-grained 
touchdown probe needles are not available in the next decade, producing dense probe 
arrays to connect to the ATE is not a viable solution, at least for the near future. Conse-
quently, we have to fabricate test pads (C4 bump or wire bond, see Fig. 3.1) on silicon dies 
and rely on conventional probing techniques to connect them to the ATE during pre-bond 
testing [76]. At the same time, however, it is not possible to fabricate a large number of test 
pads for pre-bond testing in 3D ICs. This is because of the following reasons. According 
to [63], the pitch for C4 bumps is around 12Qum, which is much larger than that of TSV 
(1.7A/m as shown in [83] and this figure keeps shrinking with technology improvements). 
In other words, one single test pad can consume area equivalent to hundreds of TSVs (see 
Fig. 3.1). As these test pads have to be put at the “keep-out area" for TSVs (i.e.，TSVs need 
to keep some distance from any other component), the benefits of exploiting dense TSVs 
for interconnecting active devices between layers are significantly diminished with the in-
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Figure 3.2: Test architecture for an example 3D SoC. 
crease of test pads [73]. In 3D technology, except for the bottom layer, the silicon bulks 
in other layers are thinned for the ease of TSV fabrication. If we conduct pre-bond tests 
before thinning，we may not be able to detect the failures introduced during the chemical 
mechanical polishing (CMP) process. If, however, we probe the thinned wafer instead, the 
probe force (typically 3 一 10^ per probe and 60 一 120kg per wafer) during testing becomes 
a s e r i o u s concern as these thinned wafers are not mechanically strong enough. Again, it is 
desired to have less test pads (probes/touchdowns) for silicon dies in pre-bond testing. 
3.2.4 Motivation 
The most straightforward solution to take pre-bond test-pin-count constraint into consid-
eration during the 3D SoC test architecture design and optimization process is to design 
separate test architectures for pre-bond tests and post-bond test. By doing so, however, 
the total TAM routing cost for 3D SoCs can be quite high as we have dedicated TAMs for 
pre-bond tests,resulting in degradation of the chip's routability. As we need to link cores 
using both pre-bond TAMs and post-bond TAMs and they are used at different times, a 
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Figure 3.3: Routing resource sharing example: (a) Test Architecture During Post-
bond Test, (b) Reuse TAM During Pre-bond Test. 
natural question is whether we can share some of the routing resources between the two 
types of TAMs. 
We use the following example to demonstrate the possibility of sharing routing re-
sources and its potential benefits. Consider a two-layer 3D SoC containing 11 cores, in 
which six of them (C1 to C6) are on the bottom layer while the other five cores (C7 to 
C11) are on the top layer. Similar to [70], for the sake of TSV count consideration, we 
assume a post-bond TAM involved in several layers will route through all cores tested with 
this TAM on one layer before it goes through TSVs to connect cores in other layers. In 
this example 3D SoC, three TAMs are used for post-bond testing and they are shown in 
Fig. 3.2. As an example, TAM： connects C1, C2, C7, C8, and C9 with TAM width W1, 
starting from test pad TPi and ending at test pad TP2. 
For the ease of discussion, we map a few cores in the 3D SoC onto one layer as shown 
in Fig. 3.3(a). In this figure, each vertex represents a core, in which the upper label is the 
core H), while the lower one denotes the pre-bond TAM ID and post-bond TAM ID that 
this core belongs to. 
In Fig. 3.3(b), we show how pre-bond TAMs can reuse the existing test wires for post-
bond testing, wherein the solid lines are pre-bond TAMs. 
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It can be easily observed that those wires having both solid and dashed/doted lines can 
be shared between pre-bond test and post-bond test, which can significantly reduce the 
total routing cost for TAMs in 3D SoCs. Note that, during pre-bond test, the end points of 
each TAM are directly routed to deliver test data on its own silicon layer. Here, we assume 
that these test pad is near the end point, so that we can ignore the distance between end 
points and test pads. 
In addition, as overheating is a serious concem for 3D ICs, it is essential to take ther-
mal issues into consideration during test planning, particularly for post-bond testing. Oth-
erwise, it is likely that certain adjacent hot cores are tested simultaneously, and thus cause 
permanent damage to the circuit. In this work, after the optimized test architecture is 
obtained, we use a thermal-aware test scheduling algorithm for post-bond testing to deter-
mine the start time and end time of each core test, in order to minimize hot spot during 
testing. Noted that we do not apply the proposed thermal-aware scheduling for pre-bond 
tests because the thermal issue is not so critical in wafer-level pre-bond test. 
Clearly, some design-for-testability (DfT) circuitries need to be introduced to enable 
the routing resource sharing between pre-bond test and post-bond. To be specific, we need: 
(i) certain multiplexers to select the different test data source for pre-bond test and post-
bond test (see the "x" point shown in Fig. 3.3(b)); (ii) reconfigurable test wrappers for 
cores that have different TAM width between pre-bond test and post-bond test (e.g., [71, 
72])； (iii) the necessary control mechanisms (typically by introducing extra instructions in 
test wrapper and JTAG controller). 
3.3 Problem Formulation 
The problem investigated in this paper includes two parts: (i) the test architecture design 
that determines the width of each TAM partition and the core assignment to each TAM 
during testing; (ii) test scheduling that determines the start time and end time for each core 
under test. While the test architecture design and the test scheduling problems are inter-
related, integrating the two problems together constitutes a much larger solution space and 
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may prevent us from finding a good solution in a computationally efficient manner. Since 
the final testing time and TAM routing cost are mainly determined by the test architecture 
design while test scheduling itself is flexible enough to avoid testing hot cores concur-
rently whenever possible, we divide our 3D SoC test architecture design and optimization 
problem naturally into two subproblems, as formulated below. 
3.3.1 Test Architecture Design under Pre-Bond Test-Pin-Count 
Constraint 
Problem: Given 
• the set of cores C on the 3D SoC, and the test parameters for each core c € C; 
• the layout of the 3D SoC, i.e., the physical position of every core c, including which 
layer it sits on and its X-Y coordinate on that layer; 
• the maximum available TAM width for post-bond test Wpost', 
m the pre-bond test-pin-count constraint Wpre； 
Our objective is to determine the number of pre-bond TAMs Npre, the number of post-
bond TAM Npost. the core assignment associated with each TAM tu and the width of each 
TAMs W,, so that the total testing c o s t , G - 二 Qime x CL+C_e x (1 — a)，is minimized (a 
is a weighting factor designated by users). Note thatC">ne and Croute represent the total 
testing time of the 3D SoC and the total TAM wire length for the 3D SoC, respectively. 
For the case that the pre-bond TAMs and post-bond TAMs are not shared, the routing 
cost Croute is simply the total wire length of the two kind of TAMs, that is, 
i<Npre i<Npost 
Croute = I W,XL,+ £ W,XZ.,. (3.1) 
I=0 i=0 
Here, L,, denotes the wire length for TAM U, and we calculate it using the sum of 
Manhattan distance between adjacent cores in this TAM. 
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When considering the sharing of pre-bond TAMs and post-bond TAMs, suppose the 
total length for the shared wires is Qeused- The routing cost Croute becomes 
i<Npre i<Npost 
Croute = I W,XL,+ £ {W,XL,)-Creused (3.¾ 
i=0 i^0 
It is worth noting that test wrapper design and optimization is a subproblem of the 
above problem, and we use the algorithms in [69, 71] to optimize the ffiEE Std. 1500-
compliant test wrapper and the reconfigurable test wrapper, respectively. 
3.3.2 Thermal-aware Test Scheduling for Post-Bond Test 
It is we l l -known that heat transfer can be described as currents passing through thermal 
resistors, leading to a temperature difference analogous to voltage drop [101]. Using this 
model, we define our thermal-aware test scheduling problem as below: 
Problem: Given 
• the test architecture in the 3D SoC, that is, the number of post-bond TAM Npost, the 
core assignment associated with each TAM ti, and the width of each TAMs W ,^; 
• the layout of the 3D SoC, i.e., the physical position of every core c, including which 
layer it sits on and its X-Y coordinate on that layer; 
• the average power consumption for each core under test; 
• the thermal resistance between neighboring cores; 
Our objective is to determine the start time and end time of each core during post-bond 
testing, such that the temperature of the hot spot core of the SoC under test is minimized. 
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3.4 Layout-Driven Test Architecture Design and Op-
timization 
We address the above problem progressively in this section, denoted as Scheme 1 and 
Scheme 2，respectively. In Scheme 1，we consider the case that test architectures for both 
pre-bond tests and post-bond test are fixed, and we propose a greedy heuristic to share test 
wires between pre-bond TAM and post-bond TAM as much as possible. 
In Scheme 2, to further reduce routing cost, we consider flexible pre-bond test archi-
tecture while keeping the post-bond test architecture and its TAM routing unchanged, and 
then we optimize the pre-bond test architecture so that the total cost C ^ i is minimized. 
The reason behind the above strategy is: (i) making both pre-bond test architecture and 
post-bond test architecture flexible would lead to an extremely large solution space, and 
hence it is rather difficult to find a good solution within limited computational time; (ii) 
making pre-bond test architecture (instead of the post-bond test architecture) flexible has 
the benefit that it only affects the routing in one layer. 
3A1 Scheme 1: TAM Wire Reuse with Fixed Test Architec-
tures 
The design flow for this scheme is shown in Fig. 3A Firstly, we optimize the test archi-
tecture for both pre-bond tests and post-bond test, which gives us the number of TAMs, 
the width for each TAM, and the cores tested on each TAM for each kind of test. Then, we 
take the 3D SoC layout into consideration and conduct post-bond TAM routing. Next, we 
identify reusable TAM segments out of the post-bond TAM and conduct pre-bond TAM 
routing to share them as much as possible. We elaborate the above procedures in detail in 
the following. 
CHAPTER 3. PRE-BOND-TEST-PIN CONSTRAINED TEST WIRE SHARING47 
" Test Architecture 
Optimization for Post -bond 
：__7产-II:::_^_^:^™^^i ~^ TestAxchitecture ^ 
I Optimization for Pre -bond 
Test 
Post-bond TAM Routing 
z z z : z z z = ^ _ L _ ^ 
IdentificationofReusable _ ^ Pre-bondTAMRouting 
TAM Segments 
Figure 3.4: Design Flow For Scheme 1. 
Post-bond TAM Routing 
Given a post-bond TAM with several cores tested on it, we first map these cores belonging 
to different layers onto one virtual layer (as shown in Section 2.3). For the connections 
that link two cores on different layers, we can ignore the routing cost for the TSVs due 
to its short length. Given the test architecture, we are to route all the cores belonging to 
the same TAM sequentially, and hence the routing problem is equivalent to the NP-Hard 
Traveling Salesman (TSP) problem [67]. 
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Figure 3.5: An Example of Post-Bond TAM Routing. 
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To tackle this problem, we first construct a complete graph for all the cores (vertices) 
belonging to the TAM and the weight of each edge represent its routing cost (i.e., the 
distance between the two cores multiply the TAM width) between the linked two cores 
(denoted as SQ, see Fig. 3.5(a)). We have another acyclic graph used to store the final 
routing result (initialized with no edges), denoted as ^Q. We consider all the edges in 
S g as candidate TAM segments and gradually build £ ^ using the algorithm shown in 
Fig. 3.6. 
The input to the post-bond TAM routing algorithm is a set of cores which belong to a 
TAM, and the output is a core sequence indicating the routing order for the cores on this 
TAM and its routing cost. In lines 1-4，we construct the completed graph S g and assign 
the weight {Lti X Wtd on them. In line 5，we sort all the edges according to their weights. 
Then, in every iteration (lines 6-10), we move edges from S g to ^ Q in a greedy manner 
(i.e., we move the edge with the smallest weight), e.g., the solid line A-B with length 
1 in Fig. 3.5(b) and the solid line B-C with length 3 in Fig. 3.5(c)). As the procedure 
going, more edges (i.e., TAM segments) are moved into 坏 and they are gradually linked 
together as a path (e.g., the linked path A-B-C in Fig. 3.5(c)). It is important to note that, 
there are two kinds of redundant edges that should be deleted in every iteration after a new 
edge is moved into £ Q (line 10): (i) Any edge should be deleted if either of its vertex is an 
internal vertex (all vertices except two end points of a path) in current £ § ; (ii) Any edge 
that would generate a cycle in 环 should be deleted since ^ Q should be acyclic all the 
time. Taking Fig. 3.5(c) as an example, edge B-E and B-D are the first kind of redundant 
edges, since vertex B is a internal vertex. Edge A-C is the second kind of redundant edge, 
since A-B-C-A will become a cyclic graph if we move A-C into ^Q. Finally, all the paths 
are linked together to form one single path (e.g., solid lines A-B-C-D-E in Fig. 3.5(d))， 
which gives us the final TAM routing order and its cost, as returned from lines 11-12. 
Reuse Strategy for TAM Routing Resources 
Given the TAM routing for post-bond test, our problem now is to route the pre-bond TAM 
in such a manner that we can reuse the post-bond TAM test wires as much as possible. 
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C = {a?rei，...,cwe„}—C^ 二 {core\,...,core'n} 
1 Construct a complete graph S Q = (V, E) from all cores in C; 
2 for all edges eij G E{ 
3 W{eij) := w{r)-d{mi,mj)\] 
4 Sum 二 0; 
5 SORT all the edges eij E E — E'； 
6 while E'^Empty{ 
7 Pop first edge eu from E'; 
8 Add 6ki into result graph £ ^ ; 
9 Sum +=W(eu); 
10 delete redundant edges in 5^； 
11 Obtain c' from ^g； 
12 Obtain Sum; 
Figure 3.6: Post-Bond TAM Routing Algorithm 
To reduce the problem complexity, we first divide every TAM into a set of TAM seg-
ments, each linking two adjacent cores on the same silicon layer belonging to the TAM. 
After routing all the post-bond TAMs, every post-bond TAM segment is considered to be 
reusable by any pre-bond TAM segment that is on the same silicon layer. For the sake 
of simplicity, we consider each TAM segment of pre-bond test can reuse test wires from 
only one TAM segment of post-bond test, and each TAM segment of post-bond test can 
be reused by only one TAM segment of pre-bond test. It should be noted that, we have 
excluded those TAM segments that link two cores on different layers. 
We examine several scenarios to illustrate how we can reuse post-bond TAM routing 
resources for pre-bond tests (see Fig. 3.7). With given core layout position (modeled as 
the center point of the cores), we can draw a bounding rectangle for each TAM segment 
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as shown in Fig. 3.7(a). To connect these two cores, we can have any routes within this 
bounding rectangle as long as there is no detour (e.g., route A，B or C)，and the Manhattan 
distance of these routes (i.e., the half perimeter of the bounding rectangle) are all the same. 
Let us consider the 3D SoC example demonstrated in Fig. 3.2. TAM segments C1-
C2 and C3-C4 are from post-bond TAM 1 and TAM 3 (see Fig. 3.7(b)-(d)). Fig. 3.7(b) 
depicts the case that a pre-bond TAM segment Cl-C3 needs to be routed; while Fig. 3.7(c) 
presents another case that we need to route another pre-bond TAM segment C3-C4. 
Considering the bounding rectangles for TAM segments discussed above, it is clear 
that the coincided rectangle is where we can route the pre-bond TAM that reuses post-
bond TAM routing resources (i.e., the grey parts in Fig. 3.7(b)-(d)). It is important to note 
that, however, the reusable wire length is not always the half perimeter of the coincided 
rectangle (see Fig. 3.7(d)), and it is calculated as follows. 
Let us denote the slope of diagonal line with its two end points placed from up-left 
to bottom-right as negative (e.g., Cl-C2 of Fig. 3.7(b)-(d), Cl-C3 of Fig. 3.7(b)-(c) and 
C4-C3 of Fig. 3.7(c)). On the contrary, the slope of diagonal line with its two end points 
placed from up-right to bottom-left is positive (C3-C4 of Fig. 3.7(d)). Considering two 
TAM segments that share test wires, if the slopes of their diagonal lines are the same (i.e., 
all negative or all positive), as shown in Fig. 3.7(b)-(c), the reusable wire length is half 
perimeter of coincided rectangle. If the slopes are different (i.e., one is negative while the 
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Figure 3.7: Reusable Routing Resources Represented by Bounding Rectangle. 
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other is positive), however, the reusable wire length is the longer edge of the coincided 
rectangle, as shown in Fig. 3.7(d). 
In view of the above discussion, the problem of reusing post-bond TAM routing re-
sources in a pre-bond TAM cane be stated in terms of how to combine the one-to-one pairs 
of TAM segments (one from pre-bond test and the other from post-bond test) so that the 
total routing cost is minimized. We propose a greedy heuristic to solve this problem，as 
described next. 
Greedy Heuristic for Pre-Bond TAM Routing 
Fig. 3.8 presents our proposed greedy heuristic for pre-bond TAM routing, which tries to 
reuse the routing resources of post-bond TAMs as much as possible. 
In line 1，we acquire the possible reusable TAM segments for post-bond test. Similar 
to the post-bond TAM routing algorithm shown in Fig. 3.6, we move the edge with the low-
est routing cost f rom5^ to 坏 iteratively in a greedy manner. In lines 2-4, we construct 
a completed graph for every TAM for pre-bond test in the layer, and put all these complete 
graphs together into SQ. The reason behind this is that a reusable post-bond TAM seg-
ment can be a reusable candidate for TAM segments from more than one pre-bond TAMs. 
Since each TAM segment ofpre-bond test has more than one reusable candidates and each 
reusable candidates can only be reused at most once, we build a list for each TAM segment 
of pre-bond test, and store all possible reusable candidates into the list (lines 8-10). 
To be specific, if one edge cannot reuse any of the TAM segments of post-bond test in 
that layer, we simply use the original routing cost, calculated by the wire length multiplied 
by its TAM width, and add it into the list (lines 6-7). If it has a reusable candidate, its 
routing cost is updated accordingly. In addition, the TAM widths can be different between 
pre-bond TAM and post-bond TAM. We choose the smaller one to calculate the routing 
cost of reused wires by multiplying it with the reused wire length. And then we use the 
original routing cost minus the routing cost of reused wire as the new routing cost of this 
edge (line 9). 
Here, we maintain the list for each edge to keep all the possible reusable TAM seg-
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ments, and their corresponding updated routing costs (line 10). After sorting the list ac-
cording to their routing cost (line 11)，the head item of each list is the edge with the least 
routing cost (either with or without reuse strategy). In every iteration, we choose the edge 
with least routing cost (i.e. value of head item in the list linking to this edge) and move 
it into ^ g (lines 12-15). Since every reusable candidate can only be reused for at most 
once, we delete this reused segment from all other edges in S g (lines 17-18). Finally, we 
obtain the routing result and its cost (lines 19-21). 
We take an example extended from Fig. 3.3 to elaborate the above process. After con-
structing the complete graph from all cores in pre-bond test, we obtain the list ofTAM seg-
ments shown in Fig. 3.9, which keeps all possible reusable post-bond TAM segment in the 
list ofevery pre-bond TAM segment. For example, for segment [TAMl(C2,C3)], there are 
two reusable candidates in its list, that is, post-bond TAM segment (Cl,C2) and (C3,C4), 
The corresponding routing costs are 3 and 10，respectively. The original routing cost is 
18. In this example, we pick up the pre-bond TAM segment [TAMl(Cl,C2)] first since 
it has the minimum routing cost 0 by reusing the post-bond TAM segment [0(Cl,C2)]. 
We then move [TAMl(Cl,C2)] from S g to the 环.Afterwards, the reusable post-bond 
TAM segments [(Cl,C2)] are deleted from all the lists. Then, in the second iteration, 
[TAM2(C4,C5)] is chosen, and the reusable post-bond TAM segment [(C4,C5)] is deleted. 
Next, we know that [TAMl(Cl,C3)] has the minimum routing cost of 8 without any reuse. 
Again, it is moved to ^Q. At last, we delete the redundant segment [TAMl(C2,C3)]. 
3A2 Scheme 2: TAM Wire Reuse with Flexible Pre-bond Test 
Architecture 
By changing the test architecture for pre-bond tests, we can further reduce their routing 
cost as it is possible to share more routing resources from post-bond TAM. However, it 
may lead to the increase of testing time, since we change the test architecture which can 
previously lead to a near optimal solution in terms of testing time cost. As a result, we 
would like to sacrifice only limited testing time to obtain ^ c h better routing cost. In 
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order to achieve the above objective, we extend the simulated annealing-based 3D SoC 
test architecture optimization procedure presented in [70]. Our design flow for Scheme 2 
is shown in Fig. 3.10. 
Similar to [70], the optimization procedure is comprised of two parts: the outer SA-
based core assignment and the inner heuristic-based TAM width allocation. In the SA-
based core assignment procedure, cores are randomly moved between multiple TAMs ac-
cording to certain rules to give a core assignment solution. Note that, the SA procedure 
guarantees that we are able to reach all possible core assignment solutions with limited 
number of movements. Then, for each solution, the heuristic-based TAM width allocation 
procedure is called (see Fig.3.11)，which starts from the initial solution (line 1) and itera-
tively tries to find the TAM that leads to the lowest total test cost after assigning one-bit 
wire (line 5-12). In line 7，we use proposed greedy reusable heuristic (as shown in Fig. 3.8) 
to calculate its routing cost, and obtain the total test cost including both routing cost and 
testing time cost (line 8). If this one-bit TAM wire can result in cost reduction, we will 
allocate it in this iteration (line 13-15). If not, we increase the width of the to-be-assigned 
TAM wire by one-bit and try next iteration without any allocation (line 16-17), until a 
lower cost is found. Eventually, we obtain the pre-bond TAM design with the least test 
cost (see Fig. 3.10). It should be noted that the optimization for post-bond test architecture 
only needs to be done once in the whole procedure in Fig. 3.10. The same as reusable 
TAM segment identification is. There is a global variable namely temperature related to 
the acceptance probabilities of each solution. It is set to be a large value when the simu-
lated annealing procedure starts, and gradually decreases. Finally, the simulated annealing 
procedure terminates when the temperature is lower than a threshold. 
3.5 Thermal-Aware Test Scheduling for Post-Bond 
Test 
After post-bond test architecture optimization, the TAM width allocation and core assign-
ments on each TAM are determined. In this section, we apply thermal-aware test schedul_ 
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ing technique to reduce hot-spot temperature. Firstly, we present a 3D thermal cost model 
used in our test scheduling algorithm. Next, a greedy heuristic is used to decide the start 
time and the end time of each core under test to prevent adjacent hot cores from being 
tested simultaneously to decrease hot-spot temperature. Finally, by sacrificing acceptable 
amount of test time, we carefully insert idle time to cool down those hot cores during test 
when preemptive testing is allowed. 
3.5.1 Thermal Cost Function 
We adapt an existing 2D lateral thermal resistive model presented in [94] to 3D SoCs, as 
shown in Fig. 3.12. The thermal resistance in horizontal direction is similar to the 2D one, 
while in vertical direction, we set a thermal resistance between two vertical neighboring 
cores if their footprints overlap with each other. As shown in Fig. 3.12, C2 overlaps C4 
and C5 in the other layer horizontally and we set thermal resistances between them, while 
there is no thermal resistance between C2 and Ce. A hot core will dissipate heat through 
both its lateral neighbors and its vertical neighbors. 
Let Ri i be the thermal resistance from core cj to c/ ((/?/,/ 二（¾), RroTj be the total 
*9j 
thermal resistance from core Cj, Pavgj be the average test power consumption of Cj, and 
Trelij be the relevant time of the two scheduled cores that are tested concurrently [94]. 
We use the definition of thermal cost as the thermal contribution from a core to another 
core [94]. We build the thermal cost induced from testing core cj to core c/ as follows. 
Tcstj{a) = ^ ^ X Pavgj X Trelij (3.3) 
^TOTJ 
With the above, the total thermal contribution of other cores to core c/ for a certain test 
schedule can be computed as 
N 
TcstTar{ci) = Y.Tcstj{ci) (3.4) 
;=i 
The thermal cost of c/ itself is given in Eq. 3.5, wherein TATi is the test time of c/. 
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STcst{ci) 二 Pam X TATi (3.5) 
Combining with Eq. 3.4and Eq. 3.5, we can get the total thermal cost of a core with a 
given test schedule as 
Tcst{a) = STcst{ci) + TcstTor{ci) (3.6) 
3.5.2 Test Scheduling Algorithm 
The basic idea of our thermal-aware test scheduling heuristic is to iteratively change our 
test schedule with reduced maximum thermal cost as constraint. To achieve this, inspired 
by [93], we schedule those hot cores as early and as quickly as possible in each TAM 
to obtain an initial maximum thermal cost during the initialization procedure. That is, 
we first calculate the self thermal cost of each core {STcst{core)) and sort these cores on 
each TAM in descending order to construct the sorted list. We treat it as the initial test 
schedule and calculate the thermal cost of each core Tcst{core) and obtain the maximum 
one, denoted as Max{Tcst). 
Our objective during the test scheduling process is then to minimize the maximum 
thermal cost whenever possible. As shown in Fig. 3.13，this procedure has two inputs: the 
initial test schedule (5) with the sorted core list on each TAM according to their self thermal 
cost obtained from the first step, and the initial maximum thermal cost {Max{Tcst)). The 
output of this procedure is a new test schedule 5'. During the scheduling process，we 
gradually move cores from S to ^ and try to reduce the maximal thermal cost of the new 
test schedule. For the ease of explanations, we use the following terms. S is composed 
of TAMx，...,TAMn while 5' is composed of TAM；,..., 7VUV<. TAM； is the corresponding 
TAM of TAMi in the output test schedule. We use SST{TAMi) to denote the start time of 
the next core to be scheduled in TAM i. In addition, we use TestTime{ck) and ST{ck) to 
represent the test time of core Ck and the its start time in the test schedule. 
In the beginning of the procedure, we initialize the output schedule ^ and the start 
schedule time of each TAM (lines 1-2). We choose an unfinished TAM rAM；. (i.e.，a 
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TAM with unscheduled cores) with the earliest start schedule time (line 4). Then we try 
to schedule a core Ck into rAM；- using the current start schedule time as its start time (line 
6-7). Once this new core is scheduled, we check whether any core in the current schedule 
Sf has a thermal cost that is greater than or equal to the current maximum thermal cost, 
indicating that the new scheduled core Ck causes a new hot spot (line 8). If such a core 
exists, we cancel the schedule of Ck and move the scheduled core back to TAMi (line 9). 
We next try to schedule the next core with smaller thermal cost in this TAM (line 6). After 
scheduling a core in TAMi without violating the maximum thermal cost, we confirm this 
schedule by updating the start schedule time of rAM； (line 10). If, however, none of the 
cores in TAMi can be scheduled without generating new hot spot, we insert idle time into 
TAM'. by updating the SST(TAM'i) to be the earliest start schedule time of all other TAMs 
in ^  except the current TAM (line 11-13). In other words, the next time when we schedule 
a core onto rAA< , there must be at least one less core under concurrent test, thereby 
reducing thermal cost. The above procedure continues until all the cores are scheduled. 
Afterwards, we update the maximum thermal cost and use it as the new constraint to guide 
our scheduling process to generate another test schedule (line 15). 
Clearly, inserting idle time into the test schedule can reduce thermal cost, but it also 
has an adverse impact on testing time. To address this problem, we consider to generate 
our new test schedule under a testing time extension budge Uudge, defined as a percentage 
of the original SoC testing time designated by the user. Whenever a new test schedule is 
generated with reduced thermal cost, we calculate the new testing time and our procedure 
ends when it exceeds our testing time budget, in which case we restore the previous test 
schedule and use it our final solution (line 16). 
3.6 Experimental Results 
3.6.1 Experimental Setup 
To demonstrate the effectiveness of the proposed layout-driven 3D SoC test architec-
ture design and optimization technique, we present experimental results for four revised 
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[ ^ TotalTestingTi.e Ratio| — C o s t R,tio 11 T o t ^ T e s t i n g， Rado| 广：二呂，丨 二二丨 
7 ^ N o R e u s e | Reuse s r i ^ 7 ^ ^ i ^ u s e | s A k ( % ) k ( % ) N o R e u s e | Reuse | SA |A^(%) N o R e u — R e u s e j SA | M % ) h ( % ) 
r ' - - ^ _ _ _ _ _ l _ . _ 'T'~~~"~"——rr;r 
— 9 4 8 7 1 4 948714 959753 U 6 18677 ！廳—叫-14.7 -32.3 21(K)312 2100312 2088962 -0.54 15134 二二 二 : - . 
24 730866 730866 738800 1.09 19549 17744 14567 -9.23 -25.5 1802341 1802341 1791078 -0.62 27624 2276 - . : 
32 647043 647043 653060 0.93 17289 15445 10898 -10.6 -36.9 1592668 1592668 1595286 0.16 25220 209 二 _ . :• 
40 608139 608139 611087 0.48 14547 11826 8240 -18.7 -43.4 1579078 1579078 1538795 -2.55 43384 H : - . - . 
48 584380 584380 587328 0.50 25532 23402 19181 -8.34 -24.9 1572840 1572840 1567728 -0.33 3 二 = • . _ . 
56 562561 562561 563882 0.23 17138 15739 10754 -8.16 -37.3 1571728 1571728 1819571 15.77 34068 29 - . • . 
64 550549 550549 553497 0.54 17642 16548 11320 -6.20 - 3 5 . 8 � ^ 9 « 1571728 1758060 11-86 34068 )29669|23145| -12.91 -32.06 
P93791 II 娜 _ _ _ _ 
1 T 3 6 3 m 7 | 3 6 3 U 7 7 | 3 7 2 6 7 1 4 | 2 . 6 3 35709 |32674 | l8803 | -8.5丨-47.34.23494叫23494872丨 23494872丨 0 二 : 二 _ = • = 
24 2782827 2782827 2791223 0.30 42034 36818 23727 -12.41 -43.55 23417347 23417347 23494872 0.33 二 二 . . 二. 
32 2347166 2347166 2390750 1.86 41403 38383 20953 -7.29 -49.39 18232745 18232745 18310270 0.43 : = • • _ • 
40 2099123 2099123 2153380 2.58 44550 40509 24709 -9.07 -44.54 18192297 18192297 18438359 1.35 = = • • = 
48 1932476 1932476 1946263 0.71 43546 37730 22749 -13.36 -47.76 18192297 18192297 18352952 0.88 : = • • • = 
56 1814195 1814195 1842030 1.53 61754 54135 33205 -12.34 -46.23 18192297 18192297 18269822 0.43 : 二 • . • = 
64 1708376 1708376 1737586 1.71 _ ^ : : ， - 饥 肌 18192297 18192297 18482093| I.59 27 1 2405 2002 -11.61 -26.42 
~ ~ ^ T . Difference Atio on total testing time between SA and reuse (testing of reuse and N-reuse is the same); 
^w / ^w. Difference ratio on wire length between Reuse and No Reuse / SA and No Reuse. 
Table 3.1: Experimental Results for 3D SoC p22810 and p34392. 
ITC'02 benchmark SoCs (p22810, p34392, p93791, and t512505). We map these SoCs 
onto three silicon layers randomly and try to balance the total area of each layer, in which 
the area for a core is estimated based on the number of internal inputs/outputs and scan 
cells (if any). An academic floorplanner is then utilized to get the coordinates for each 
core, which are used for wire length calculation. We assume that the test power consump-
tion of a core is proportional to the total number of flip-flops. For thermal simulation, we 
use an academic tool Hotspot [101] in grid mode, which can obtain the temperature of hot 
spot cores in 3D SoCs. 
Test Bus architecture is assumed in our experiments. The pre-bond TAM width is fixed 
to be 16 by taking the test-pin-count constraint into consideration. We compare three kinds 
of test architecture design and optimization solutions. The first one (denoted as No Reuse\ 
implemented the algorithm in [68] to optimize testing time and it uses the TAM routing 
algorithm shown in Fig. 3.6 to route both post-bond TAMs and pre-bond TAMs without 
sharing routing resources between the two kinds of TAMs. The second one (denoted as 
Reuse\ resorts to the same heuristic to optimize testing time as No Reuse, but uses the 
greedy heuristic algorithm shown in Fig. 3.8 to route pre-bond TAMs. The last scheme 
(denoted as SA)’ has the same procedures as Reuse to optimize post-bond testing time 
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and post-bond TAM routing, and it uses the SA-based optimization procedure shown in 
Section 4.2 to adjust the pre-bond test architectures for further test cost reduction. 
We do not compare against prior work in this area (e.g., [70]), because they do not 
take test-pin-count constraint into consideration and hence may result in pre-bond test 
architecture with more than 16-bit TAMs, preventing fair comparison. 
3.6.2 Results and Discussion 
As can be observed from Table 3.1，the testing time oiNo Reuse scheme and Reuse scheme 
(i.e., Scheme 1) are the same as they employ the same test architecture (with different 
routing strategies only). In most cases, 5A scheme (i.e., Scheme 2) slightly increase the 
pre-bond testing time since it sacrifices some testing time to achieve reduced routing cost, 
but no more than 1% or 2% except for p34392 with large post-bond TAM width. In very 
few cases, both the testing time and the routing cost for the SA scheme are the smallest 
among the three schemes (e.g., p34392 with TAM width 40). 
The routing cost reduction brought by the greedy TAM reusing algorithm used in 
Reuse scheme is considerable when comparing with No Reuse scheme. The reduction 
ratio can be as high as -21.23% for p34392 with TAM width 40. With flexible pre-bond 
test architecture used in the SA scheme, the savings in routing cost is even larger, in the 
range between -24.87% and -49.39%. The average routing reduction is around 33%, 38%, 
46%, and 28% for the four benchmark SoCs. p93791 produces better results because 
there is no stand-out large core in this SoC, which can serve as a bottleneck during the 
optimization process. By contrast, t512505 has a large core that alone requires a large 
post-bond TAM width on its own, which essentially reduces the reusable TAM segments. 
Generally speaking, with the growth ofpost-bond TAM width from 16 to 64’ the rout-
ing cost reduction ratio increases in the beginning and drops at the end. The main reason 
is that, when post-bond TAM width grows, the width of reusable TAM segments also goes 
up； while the TAM width keeps to be 16 for pre-bond tests, the demanded reusable TAM 
width does not increase, leaving more reusable TAM width idle. 
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In Fig. 3.14，we present the layout of one layer in 3D SoC p93791 to demonstrate the 
effectiveness of our TAM reuse strategy (see). The TAM segments of post-bond TAM on 
this layer is shown as dashed lines; while the solid lines are the pre-bond TAMs in this 
layer. Note that, if a TAM only goes through one single core in this layer, it cannot be 
reused for pre-bond TAM (e.g., the one for cores 13). Fig. 3.14(a) depicts the test wires 
without reusing any post-bond TAM segments. With our reuse methodology as shown 
in Fig. 3.14(b)，we can see that the the routing overhead for TAMs can be significantly 
reduced. 
Fig. 3.15 and Fig. 3.16 demonstrate the temperature distribution in 3D SoC p93791 
using the floorplanning of the top layer as the background, when the total TAM width is 
set to be 48. As can be seen from this figure, there are two hot spots in the original test 
schedule. Using the proposed thermal-aware test scheduling algorithm, the temperature of 
most cores are reduced and there is no hot spot in the final test schedule. 
3.7 Conclusion 
In 3D technology, test pads occupy a much larger area when compared to TSVs and hence 
we can only fabricate a limited number of test pads for pre-bond testing. In contrast to 
prior work that does not take such pre-bond test-pin-count constraint into consideration 
during the 3D SoC test-architecture design and optimization process, we design dedicated 
pre-bond and post-bond test architectures to satisfy the given test pad constraint. Then, we 
present novel layout-driven optimization techniques to share the TAM routing resources 
between pre-bond tests and post-bond test, which can significantly reduce TAM routing 
cost with little impact on testing time. In addition, a thermal-aware test scheduling al-
gorithm is utilized to reduce the hot spot temperature in post-bond testing. Experimental 
results for benchmark circuits demonstrate the effectiveness of the proposed solution. 
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{Ci,...,Cn} e Layen — { C l , . . X } ^ Layen 
1 Get the set of reusable post-bond TAM segment F; 
2 for all TAMi in this layer{ 
3 Construct a complete graph G, = (V；.,^!) from all 
cores in Q belong to TAMc, 
4 put all Gi together into 5^ ;} 
5 for all edges eij € SQ{ 
6 W{eij) :=w(r).i/(m/,m》； 
7 add W{eij,0) into list WList{eij); 
8 for all edges fki G F{ 
9 calculate the routing cost after reusing 
}/^(^eij,fki)=minWidth(^eij,fki)xLreuse(^eij,fki)\ 
10 record the routing cost W{eijJki) and 
corresponding post-bond TAM segment fki 
into list WList{eij);} 
11 SORT all the results in WList[e") in ascending order;} 
12 Sum = 0; 
13 whWeE^Empty{ 
14 find edge e" G E with the minimum 
routing cost W{eijJx) € WList{eij); 
15 delete e" from E and add it into edge list: TAMi； 
16 Sum +=W{eij)-
17 for all ejd e E{ 
18 ifexist /^, remove W{ekiJx) from WList{eki)\} 
19 delete redundant edges from S Q ； 
20 Obtain { C ； , . . . , ^ from {TAMx,...JAMn]\ 
21 Obtain Sum\ 
Figure 3.8: Greedy Heuristic for Pre-Bond TAM Routing 
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Pre-bond | Reusable Post -bond TAM 
1 TAM Segment | Segments 
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VfeMucT:ayHh^3 (ci>g^^-4Lgm^ 
>fem5^5^v|^SgSgi^^HlgiggmM_lgigL3 
j j f i m i ^ M y ^ o (C4,C5) [ - > L J O M L J 
Figure 3.9: Example for the Proposed Algorithm to Reuse TAM Routing Re-
sources. 
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Figure 3.10: Design Flow for Scheme 2. 
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1 Allocate one bit width to every TAM 
2 Set b = 1 
3 While no more unassigned TAM width 
4 Costmin — °° 
5 For each TAM 
6 Allocate b bit width to this TAM; 
7 Compute routing cost by greedy reusable heuristic; 
8 Compute the cost of entire TAM architecture 
9 VLC0St<C0Str^n 
10 CoStrmxi = Cost 
\ 1 Keep this TAM as the only candidate 
12 Restore this b bit width 
13 MCostmin reduces 
14 Allocate b bit to the recorded TAM 
15 Set b 二 1 
16 Else 
17 Increase b by one 
Figure 3.11: Heuristic-based TAM Width Allocation. 
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z^S^ 
7 f ^ ^ 
z ^ ^ 
Figure 3.12: 3D Lateral thermol-resistive model. 
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Input:Sorted Lists:5={rAMi ”..,rAM„}; 
Maximum Thermal Cost, Max[Tcst)\ 
Output:Schedule, ^ ={TA^i^,...JA^in}\ 
1 5^=0 
2 for each TAM rAM；，SST{TAM'i) = 0; 
3 while S + 0 
4 choose rAM；- with Min{SST{TAM'i)) and TAMi 7^  0 
5 for each core Ck G TAMi 
6 move Q from TAMi to rAM^ -； 
7 ST{ck)=SST{TAM'i); 
8 if 3cj e 5' that Tcst(cj) > Max{Tcst) 
9 move Ck back to rAM, ; 
10 else update SST{TAM!i)^=TestTime{ck), and break; 
11 if no core in TAMi is able to be scheduled 
12 update the SST[TAAf[) with the minimum 
start schedule time of all other TAMs except TAM| ; 
13 choose the first core in TAMi and goto 5 ； 
14 if the total inserted idle time violate the time budget, goto 16 
15 for current ^，find the new Max{Tcst) 
backup current schedule ; e = ^ and goto 1; 
16 restore the previous schedule ^ = & e and end; 
Figure 3.13: Proposed Test Scheduling Heuristic. 
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Figure 3.14: Pre-Bond TAM Routing in p93791. (a) without reusing post-bond 
TAMs; (b) reusing post-bond TAMs. 
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Figure 3.15: Hotspot Simulated Temperature of48-bit TAM Width using Top Lay-
ers Floorplaning as Background. 
CHAPTER 3. PRE-BOND-TEST-PIN CONSTRAINED TEST WIRE SHARING6S 
F " ^ " " 一 - ^ ^ » " ^ ^ 
^^ ^^ 1 
^ ) Before Scheduling (b) No Idle Time 
圖 _ 
L_^^3L^^OT 
(c) Idle Time with 10% Budget (d) Idle Time with 20% Budget 
Figure 3.16: Hotspot Simulated Temperature of 64-bit TAM Width using Top Lay-
ers Floorplaning as Background. 
Chapter 4 
Conclusion and Future Work 
ITRS [63] anticipates that, if the current trends are maintained, the cost of testing may 
even exceed the cost of manufacturing. Although 3D SoC has many benefits, without an 
efficient and effective test solution, it cannot become a mature industry product, not only 
because of the test cost, the efficiency of test also affects the yield of 3D SoCs which 
in tum affects the manufacture cost. Furthermore, existing test architecture design and 
optimization techniques are akeady mature for 2D SoCs but not readily applicable for 
emerging 3D SoCs. 
Although applying pre-bond test for 3D SoCs with D2W/D2D bonding technique 
needs additional test effort, it is critical for 3D SoCs yield enhancement and the final 
cost (the manufacture cost plus the test cost). In this thesis, we combine the pre-bond test 
into the 3D SoCs test architecture design, and propose efficient simulated-annealing based 
optimization methods to reduce test cost. Further, two additional concerns are considered, 
that is, the pin-count constraint of pre-bond test and the thermal dissipation during 3D 
SoCs test. They are practical problems during test and our proposed solution can tackle 
them efficiently. 
There are several important topics yet to explore for future work. Firstly, current pro-
posed work of 3D SoCs test mainly focus on core based test, regardless of interconnect 
test. Considering that TSV is the key technique of 3D SoCs and it's prone to many defects, 
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such as open defect and short defect [62]，these TSV defects can lead to massive intercon-
nect fault in systems. Hence, testing these TSV based interconnect fault is essential to 
enhance the 3D SoCs yield. Secondly, current 3D SoCs operates at the granularity of core, 
that is to say, the core are intact residing in each layer. 3D SoCs in the future may operate 
at the granularity of functional blocks, splitting a core apart and placing them in multiple 
layers. Test strategies based on this kind of 3D SoCs may greet new challenges. New 
wrapper design and optimization technique is necessary for these split intemal scan chains 
and boundary cells. New TAM design is fundamental to link these split test wrappers to 
construct a test architecture. Consequently it becomes more complicated to optimize the 
3D test architecture that calls for new optimization algorithms. Last but not least, how to 
test these broken cores in pre-bond test is the also a big challenge. Hence, with the help 
of this thesis work, all the future works mentioned above have a guideline so that new test 
challenges can be migrated. 
• End of chapter. 
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